Are you looking for a unique opportunity to be a part of something great? Want to join a 20,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology, Inc.
People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our ; we affectionately refer to it as the and it’s won us countless awards for diversity and workplace excellence.
Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over without a great team dedicated to empowering innovation. People like you.
Visit our page to see what exciting opportunities and company await!
Job Description:
The successful candidate will be responsible for System level Analog Mixed Signal Verification and Power integrity for the future generations of microcontrollers and wireless products
Key Responsibilities
1. Lead/Contribute Sub-system, Chip level AMS and spice simulations for SoCs.
2. Closely interact with SoC design, Architect and Analog design teams.
3. Review and understand SoC specifications and IO Manager.
4. AMS and spice simulations planning and review with SoC teams.
5. PI/SI simulations including Die Pad ring, package, and PCB models.
6. Lead/Contribute development of PISI, AMS simulation methodologies/flows.
Requirements/Qualifications:
7. Bachelor/Master’s degree in EE or equivalent with 12+ years of experience.
8. Experience with Sub-system, Chip level AMS and spice simulations.
9. Good understanding of analog IPs Buck, LDO, ADC/DAC, PLL, BG etc.
10. Simulation experience using Cadence, Questa ADMS, Spectre, HSPICE, or equivalent tools.
11. Experience in debugging silicon issues.
12. Review and understand chip level electrical specifications and requirements
13. Strong communication skills and ability to collaborate in a global team is essential
Preferred
14. Experience in spice simulations and circuit level debug is a plus.
15. Experience in SI/PI simulations.
16. Experience with IO functionality, Ethernet, DDR, etc. is a plus.
#LI-PF1
Travel Time:
0% - 25%